Packages:

The package body contains the functional descriptions for the subprograms declared in the corresponding package declaration.

Once a package is defined, its contents are made visible to VHDL entities and architectures via a use clause which is analogous to the include statement of some other programming languages.