VHDL Data Types
Subtypes
Subtype
Allows for user defined constraints on a data type
May include entire range of base type
Assignments that are out of the subtype range result in an error
Subtype example
SUBTYPE
name
IS
base type
RANGE
<user range>;
SUBTYPE first_ten IS
INTEGER
RANGE 0 TO 9;
