VHDL Data Types:

A second simple example is the real data type. This type consists of the real numbers within a simulator-specific (but with a VHDL standard imposed minimum) range. The variable assignment lines marked OK are valid assignments. The first statement marked "bad" attempts to assign an integer to a real type variable, and the second "bad" statement is not allowed since the unit ns implies a physical data type.