Timing Model
VHDL uses a simulation cycle to model the stimulus and response nature of digital hardware
