--
-- Tony Givargis
--

--**************************************************************************--

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.STD_LOGIC_ARITH.all;

--**************************************************************************--

entity CTRUP is 
	port(rst : in STD_LOGIC;
	     clk : in STD_LOGIC;
	     uprst : out STD_LOGIC;
	     upclk : out STD_LOGIC;
	     uppsen : in STD_LOGIC;
	     upale : in STD_LOGIC;
	     upp0 : in STD_LOGIC_VECTOR (7 downto 0);
	     memadl : out STD_LOGIC_VECTOR (7 downto 0);
	     memoe : out STD_LOGIC;
	     memcs : out STD_LOGIC);
end CTRUP;

--**************************************************************************--

architecture CTRUP_ARCH of CTRUP is

	constant C0_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
begin
	-- reset and clock
	uprst <= not rst;
	upclk <= clk;		-- this causes a harmless warning
	
	-- enable memory
	memcs <= '0';
	memoe <= uppsen;	-- this causes a harmless warning
	
	-- lower address latch
	process(rst, upale)
	begin
		if( rst = '0' ) then
		
			memadl <= C0_8;
		elsif( upale'event and upale = '0' ) then

			memadl <= upp0;
		end if;
	end process;
end CTRUP_ARCH;


<div align="center"><br /><script type="text/javascript"><!--
google_ad_client = "pub-7293844627074885";
//468x60, Created at 07. 11. 25
google_ad_slot = "8619794253";
google_ad_width = 468;
google_ad_height = 60;
//--></script>
<script type="text/javascript" src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script><br />&nbsp;</div>