1.3.1 Clocked Process Simulation (1)

• FSM is fed with outputs from other registers

 

• X changes only after clock edge
• STATE signal renewed before X changes
  => STATE takes over old value of NEXTSTATE
• STATE = F( STATE _old , X _old )