© LRS - UNI Erlangen-Nuremberg
1.2.1 Registered Output
Avoiding long paths and uncertain timing
With one additional clock period
Without additional clock period (Mealy)
© LRS - UNI Erlangen-Nuremberg © LRS - UNI Erlangen-Nuremberg
