init_signal_spy()
The init_signal_spy() utility mirrors the value of a VHDL signal or Verilog register/wire (called the spy_object) onto an existing VHDL signal or Verilog register (called the dest_object). This allows you to reference signals, registers, or wires at any level of hierarchy from within a VHDL architecture (e.g., a testbench).
This system task works only in ModelSim versions 5.5 and newer.
Syntax
init_signal_spy( spy_object, dest_object, verbose);Returns
Arguments
Related functions
Limitations
- When mirroring the value of a Verilog register/wire onto a VHDL signal, the VHDL signal must be of type bit, bit_vector, std_logic, or std_logic_vector.
- Mirroring slices or single bits of a vector is not supported. If you do reference a slice or bit of a vector, the function will assume that you are referencing the entire vector.
Example
library modelsim_lib; use modelsim_lib.util.all; entity top is end; architecture ... signal top_sig1 : std_logic; begin ... spy_process : process begin init_signal_spy("/top/uut/inst1/sig1","/top_sig1",1); wait; end process spy_process; ... end;In this example, the value of "/top/uut/inst1/sig1" will be mirrored onto
"/top_sig1".
Model Technology Incorporated Voice: (503) 641-1340 Fax: (503)526-5410 www.model.com sales@model.com |