VHDL and Verilog ports
The allowed VHDL types for ports connected to Verilog nets and for signals connected to Verilog ports are:
Allowed VHDL types bit bit_vector std_logic std_logic_vector vl_logic vl_logic_vectorThe vl_logic type is an enumeration that defines the full state set for Verilog nets, including ambiguous strengths. The bit and std_logic types are convenient for most applications, but the vl_logic type is provided in case you need access to the full Verilog state set. For example, you may wish to convert between vl_logic and your own user-defined type. The vl_logic type is defined in the vl_types package in the pre-compiled verilog library. This library is provided in the installation directory along with the other pre-compiled libraries (std and ieee). The source code for the vl_types package can be found in the files installed with ModelSim. (See \modeltech\vhdl_src\verilog\vltypes.vhd.)
Model Technology Incorporated Voice: (503) 641-1340 Fax: (503)526-5410 www.model.com sales@model.com |