HDL item pathnames

VHDL and Verilog items are organized hierarchically. Each of the following HDL items creates a new level in the hierarchy:

• VHDL
  component instantiation statement, block statement, and package
• Verilog 
  module instantiation, named fork, named begin, task and function

Each level in the hierarchy is also known as a "region."

Model Technology Incorporated Voice: (503) 641-1340 Fax: (503)526-5410 www.model.com sales@model.com