Standard Cell
Designer uses a library of standard cells; an automatic place and route tool does the layout. Designer does not have to be a VLSI expert.
Transistor density and performance degradation depends on type of design being done. Not bad for random logic, can be significant for datapath type designs.
- Quality of available library and tools make a signficant difference.
Design time can be much faster than full custom because layout is automatically generated.