Table of ContentsAvailable implementation technologies PALs (Programmable Array Logic) Field Programmable Gate Arrays Programmability Options (cont.) Comparing Technologies - Density (gates per chip) |
Author: Bob Reese
Email: reese@erc.msstate.edu Home Page: http://www.erc.msstate.edu/~reese |