Dice Game Implementation
Partitioning of Design
Could we have used 2 PLDs? - NO
Three PLD Implementation
VHDL For Three PLD Solution
“dpathb” Details
VHDL for “dpathb”
VHDL for “dpathb” (cont)
Boolean equations vs. High Level
“dpatha” Details
VHDL for dpatha
PPT Slide
VHDL for control
Is there an easier way to do VHDL for a FSM?
Summary
Email: reese@erc.msstate.edu
Home Page: http://www.erc.msstate.edu/~reese
Download presentation source