Logic for 4/1 Combinational Mux

Y

2

Y0

Y1

S[1:0]

Y2

Y3

I0

I1

I2

I3

2 to 4 decoder

Previous slide

Next slide

Back to first slide

View graphic version