The VHDL entity form is a basic VHDL module used to declare the model interface with the external world.

entity Model_name is
-- interface constants, can be modified by configuration

generic
( ); -- default value, if not modified

port
( ); -- port_name : direction type:= initialization;

end Model_name; --