-------------------------------------------------------------------------- -- -- Copyright (C) 1993, Peter J. Ashenden -- Mail: Dept. Computer Science -- University of Adelaide, SA 5005, Australia -- e-mail: petera@cs.adelaide.edu.au -- -- This program is free software; you can redistribute it and/or modify -- it under the terms of the GNU General Public License as published by -- the Free Software Foundation; either version 1, or (at your option) -- any later version. -- -- This program is distributed in the hope that it will be useful, -- but WITHOUT ANY WARRANTY; without even the implied warranty of -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the -- GNU General Public License for more details. -- -- You should have received a copy of the GNU General Public License -- along with this program; if not, write to the Free Software -- Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. -- -------------------------------------------------------------------------- -- -- $RCSfile: reg_2_1_out.vhdl,v $ $Revision: 2.1 $ $Date: 1993/11/02 19:06:47 $ -- -------------------------------------------------------------------------- -- -- Entity declaration for register with two tri-state outputs and -- one ordinary output. -- use work.dlx_types.all; entity reg_2_1_out is generic (Tpd : Time; tag : string := ""; origin_x, origin_y : real := 0.0); port (d : in dlx_word; q1, q2 : out dlx_word_bus bus; q3 : out dlx_word; latch_en : in bit; out_en1, out_en2 : in bit); end reg_2_1_out;