Standards and Working Group Packages

Some of the documents in this section contain live references, or pointers, to information created and maintained by other institutions. Please note that SCRA & DARPA do not control and cannot guarantee the relevance, timeliness, accuracy, or even the continued existence of these outside materials. Errors may be brought to our attention via Webmaster and will be corrected as soon as possible.

SCRA & DARPA do not guarantee, warrant, vouch for or endorse any of the material (Software, VHDL Models or Course Modules, etc) that may be found on this server or on any server pointed to by this server. The material may not have been tested or may not have been tested completely and if used it is at the users own risk.

This code is provided as-is with no warranty of any kind with regard to this material, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. For limitations and restrictions on using this material see the DISCLAIMER page.

Electronic Industries Association (EIA) Std. 567 Packages

General Taxonomy Level : Behavioral

Created by : Electronic Industries Association

IEEE Std Logic 1164 (Here)

Description : Packages required for 1164 interconnection compliance

General Taxonomy Level : Behavioral

Created by : Synopsis

IEEE Std Logic 1164 proposed extensions to 1993

Description : Packages to extend the 1993 standard: Version 4.3, 8/7/95

General Taxonomy Level : Behavioral

Created by : IEEE model standards group (par 1164)

Updates by the Library Utility working group (par 1076.5)

IEEE Std Logic 1164 supplemental information

Description : Contains supplemental types, subtypes, constants,

and functions for the Std_logic_1164 package

General Taxonomy Level : Behavioral

IEEE Std Logic 1164 Arithmetic

Description : Contains a set of arithmetic, conversion, and

comparison functions for SIGNED, UNSIGNED, SMALL_INT, INTEGER,

STD_ULOGIC, STD_LOGIC, and STD_LOGIC_VECTOR

General Taxonomy Level : Behavioral

IEEE Std Logic 1164 signed arithmetic

Description : Contains a set of signed arithmetic, conversion, and

comparison functions for the STD_LOGIC_VECTOR

General Taxonomy Level : Behavioral

IEEE Std Logic 1164 unsigned arithmetic

Description : Contains a set of unsigned arithmetic, conversion,

and comparison functions for STD_LOGIC_VECTOR

General Taxonomy Level : Behavioral

IEEE Std Logic Text I/O package

Description : This package overloads the standard TEXTIO

procedures READ and WRITE

General Taxonomy Level : Behavioral

IEEE Std 1149.1-1990 compressed tar file

Description : Packages that implement the IEEE Std 1149.1-1990

General Taxonomy Level : Behavioral

Created by : Peter M. Campbell (campbell@nuvlsi.coe.northeastern.edu),

Zainalabedin Navabi (navabi@northeastern.edu)

Numeric bit logic package for synthesis

Numeric std logic package for synthesis

Source and Validation code for both packages - a compressed tar file

Description : Rev. 2.4 April 12, 1995

General Taxonomy Level : Behavioral

Created by : IEEE DASC Synthesis Working Group, PAR 1076.3

FTP to VHDL.ORG site -- VITAL 3.0 packages and proposed specification (LRM) with VITAL examples

Description : These packages implement the functionality in the

WAVES Language Reference Manual

General Taxonomy Level : Behavioral

Point of contact : Jim Hanna, Rome Laboratory/ERDD,

FTP to VHDL.ORG site -- WAVES standard packages

Description : These packages implement the functionality in the

WAVES Language Reference Manual

General Taxonomy Level : Behavioral

Point of contact : Jim Hanna, Rome Laboratory/ERDD,

FTP to VHDL.ORG site -- WAVES Language Examples

Description : These examples demonstrate some of the capability

and expressiveness of the WAVES language.

General Taxonomy Level : Behavioral

Created by :

Webmaster

vhdl/models/standards_working_group.html