This specification is targeted toward VHDL logic simulation modeling of ASIC cells at a level of accuracy sufficient for sign-off. The techniques employed in this specification could be readily applied toward the broader segment of VHDL modeling including FPGA, standard component models and systems.
More information about VITAL can be found on the VITAL home page.
VITAL ASIC Modeling Specification, Draft October 1995 (Format: PostScript)
The VITAL specification is under the supervision of the IEEE Timing Working Group, PAR 1076.4.
VITAL_Primitive: A set of commonly used combinatorial primitives are defined in this package. The primitives are provided both in Function and concurrent Procedure form to support either behavioral or structural modelling styles. The procedure primitives support separate pin-to-pin delay path and well as GlitchOnEvent glitch detection. In addition, this package contains general purpose Truth and State Tables.
Last edited 21 November 1996
All information is provided "as is", there is no warranty that the information is correct or suitable for any purpose, neither implicit nor explicit.
This information does not necessarily reflect the policy of the European Space Agency.
This article may be redistributed provided that the article and this notice remain intact. This article may not under any circumstances be resold or redistributed for compensation of any kind without prior written permission from European Space Agency.