Pipeline
Fetch - four phases
- PG - program address generate
- PS - program address send
- PW - program access ready ( cache access) - Memory stall is the only stall case in the pipeline
- PR - program fetch packet receive
Decode - two phases
- DP - instruction dispatch, convert fetch packet to execute packet expansion, routed to decode of functional units (functional units do multiple operations)
- DC - instruction decode