Test 1 Review (cont)

• VLIW

  • Texas Instruments VelociTI VLIW CPU
    • register file architecture, bus architecture, instruction encoding
  • Register File design
  • VLIW Philosophy
    • When to use a VLIW approach rather than a SuperScalar approach
  • VLIW programming
    • data dependencies, EU assignment

Previous slide

Next slide

Back to first slide

View graphic version