MIPS model in EE4713 too detailed

IF/ID Register

ID/Ex Register

Ex/Mem Register

Mem/Wr Register

PC

Data

Mem

WA

Di

RA

Do

IUnit

A

I

RFile

Di

Ra

Rb

Rw

MemWr

RegWr

ExtOp

Exec

Unit

busA

busB

Imm16

ALUOp

ALUSrc

MemtoReg

1

0

RegDst

Rt

Rd

Imm16

PC+4

PC+4

Rs

Rt

PC+4

Zero

Branch

1

0

Clk

Ifetch

Reg/Dec

Exec

Mem

Wr

Previous slide

Next slide

Back to first slide

View graphic version