Single Port FrameBuffer

• Control arbitrates between video and CPU access

  • Simplest scheme only allows CPU access during horizontal or vertical retrace

Memory

MUX

Control

RAMDAC

Monitor

CPU

Previous slide

Next slide

Back to first slide

View graphic version