FPGA Timing Models
FPGA Timing Models (cont)
Actel 42MX Timing Model
Pin to Pin delay Example
Environment affects Timing
Processing Variations can also affect Timing
Speed Grades
Email: reese@erc.msstate.edu
Home Page: http://www.erc.msstate.edu/~reese
Download presentation source