If WE, Address changes same Clock Cycle, may write multiple locations in Async RAM

Clk

addr

Cnt_en

WE

Delays can cause WE to change before or after address. If before, then can write to both Loc X and Loc Y

Loc X

Loc Y

Previous slide

Next slide

Back to first slide

View graphic version