dualport.vhd
This vhdl code consists of the reg32x32 module which synthesizes the 32 x 32bit register file of the decode stage