clockdrv.vhd
This block is to synthesize a clock driver which gives the clock output
after a delay of 1 ns