A logic option that creates an internal ClockLock® PLL and specifies its frequency. Turning this option on is equivalent to instantiating an altclklock
megafunction with either of its ClockBoost® parameters set to a value of 1. The CLKLOCKx1 Input Frequency option is provided primarily for backward compatibility with MAX+PLUS® II designs. Altera® recommends using the MegaWizard® Plug-In Manager to instantiate PLLs in new designs.
This option is ignored if it is assigned to anything other than an input pin. This option is also ignored if it is assigned to a device that does not have the PLL feature. This option is available for All Altera devices supported by the Quartus® II software except FLEX® 6000, MAX® 3000, MAX 7000AE, and MAX 7000B devices.
- PLDWorld - |
|
Created by chm2web html help conversion utility. |