A term used to describe a multiple-bit net or register that contains a range specification whose MSB and LSB are different expressions. Vector net and registers are treated as unsigned quantities.

See "Section 3.3: Vectors" in the IEEE Std 1364-1995 IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language manual for more information.