Specify the logic levels for an individual node in a design. The Simulator uses vectors to simulate the behavior of the logic in your design.

Vectors for simulation can be defined in a Vector Waveform File (.vwf), or in a text-based Vector File (.vec) or Vector Table Output File (.tbl).