A sequential circuit that advances through a number of states. A state machine can be defined in a Vector File (.vec), Vector Waveform File (.vwf), VHDL Design File (.vhd), or Verilog Design File (.v), or in a State Machine Declaration in an AHDL Text Design File (.tdf).