An interconnect channel in Cyclone^™, Stratix^™, and Stratix^™ GX devices, used for optimized placement of shift registers, that allows registers in a logic element to directly feed the registers of the logic element below it in the LAB; however, the interconnect channel does not cross LAB boundaries.