An assignment in an Always Construct in a Verilog Design File (.v) that places a value on a Verilog HDL register or an integer. A Procedural Assignment can either be blocking or non blocking.

See "Section 9.2: Procedural Assignments" in the IEEE Std 1364-1995 IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language manual for more information.