A configuration scheme in which an external controller, such as a CPU, loads the design data into an Altera^® device supported by the Quartus^® II software except Cyclone^™, MAX^® 3000, and MAX 7000 devices via a common data bus. In this scheme, the device accepts a parallel byte of input data. Intelligent communication between the external controller and the device allows the external controller to configure the device.