A net represents a wire carrying a signal that travels between different logical components of a design file.

For all languages and Quartus^® II applications except Verilog HDL, nets are called "nodes." In the Block Editor files, nodes are represented as lines; in text files, they are symbolic names; in Waveform Editor files, they are waveforms.

In Verilog HDL, nets can be scalar or vector.