A clock configuration in which a clock is driven by combinatorial logic that expands beyond one level of logic, that is beyond a single AND or OR gate.
AND
OR
- PLDWorld -
