active-low node

A node that is activated when it is assigned a value of zero (0 in AHDL and Verilog HDL, or '0' in VHDL) or GND (for example clrn, prn, oen). In AHDL design files, an active-low node should be assigned a default value of VCC with the Defaults Statement.