A logic option that implements the output of a primitive in a logic cell. You can apply this option to a logic function that would not ordinarily be implemented in a logic cell, typically a combinatorial function such as an AND2
gate. Implementing the output of a primitive a logic cell makes it possible to observe its output in simulation and timing analysis. However, because an additional logic cell is used, overall device utilization will increase. This option does not insert an additional logic cell on a function that is already implemented in a logic cell, such as a flipflop.
This option is ignored if it is applied to anything other than a primitive. This option is available for all Altera® devices supported by the Quartus® II software.
- PLDWorld - |
|
Created by chm2web html help conversion utility. |