hierarchical node name

The unique name for a node or symbol that is based on its location in the hierarchy of design files and the instance name or the AHDL, VHDL, or Verilog HDL instance name of the logic function to which it is connected.

Every node and symbol in a project has a hierarchical name. You can also assign a node name to a node.