gated clock signal
A clock configuration in which the output of an
AND
or
OR
gate drives a clock.
- PLDWorld -
Created by
chm2web
html help conversion utility.
