A logic option that increases the propagation delay from a DQS I/O pin to the interior of the device.

This option is useful for balancing the delay (skew) between the DQ I/O and DQS I/O pins on the device.

This option is ignored if it is applied to anything other than a bidirectional pin with a valid DQS frequency. This option is available for Cyclone^™ devices.