Causes the Timing Analyzer to exclude certain paths from the timing analysis. The following table prioritizes each legal assignment type, and shows which paths are affected when assigned. Priority 1 assignments take precedence over priority 2 assignments, and so on. Within a priority level, the most stringent requirement takes precedence. Specifying a point-to-point Cut Timing Path assignment may increase the time necessary for timing-driven compilation.
| Priority Level | Assignment Type/Location | Affected Path(s) |
|---|---|---|
| 1 |
Point-to-point assignment from register to register. Point-to-point assignment from input or bidirectional pin to register. Point-to-point assignment from register to output or bidirectional pin. Point-to-point assignment from pin to pin. |
Ignores all paths originating from the source node and feeding the destination node. |
| 2 | Single point assignment to any input pin, output pin, or internal register. | Ignores all fan-outs of an assigned input pin or internal register. Ignores all fan-ins of an assigned output pin. |
| 3 |
Point-to-point assignment from clock to clock |
Excludes the clock path from multiclock analysis. |
Entity Settings File (.esf) timing assignment for single-point assignments use the following syntax:
<name>: CUT = (ON|OFF|)
Entity Settings File (.esf) timing assignment for point-to-point assignments use the following syntax:
<source name>- <destination name>: CUT = (ON|OFF|)
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |