Continuous Assignment

An assignment in a Verilog Design File (.v) that places a value into a net. See "Section 6.1: Continuous Assignments" in the IEEE Std 1364-1995 IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language manual for more information.