The difference in the arrival time of a clock signal at two different registers, which can be caused by path length differences between two clock paths.
- PLDWorld -
