An input signal that resets a register. A synchronous clear signal resets on each rising or falling clock edge. An asynchronous clear signal resets regardless of the clock signal.
- PLDWorld - |
|
Created by chm2web html help conversion utility. |