A logic option that allows the Compiler to find a group of shift registers of the same length that can be replaced with the altshift_taps
megafunction. The shift registers must all use the same clock
and clock enable
signals, must not have any other secondary signals, and must have equally spaced taps that are at least three registers apart.
This option is useful for finding areas of the design that can be implemented more efficiently, and as a result, minimizing the area and maximizing the speed of the design.
This option is ignored if it is assigned to anything other than an entity. This option is available for APEX 20K, APEX 20KC, APEX 20KE, APEX II, Cyclone, Stratix, and Stratix GX devices.
- PLDWorld - |
|
Created by chm2web html help conversion utility. |