A logic option that directs the Compiler to insert macrocells into the design.

This option is ignored if it is assigned to anything other than a design entity. If you want to prevent the Compiler from automatically inserting macrocells into the design, set the Auto Logic Cell Insertion option to Off on that signal. This option is available for MAX^® 3000, MAX 7000AE, and MAX 7000B devices.