Always Construct

A basic unit of a behavioral model in Verilog HDL. An Always Construct can contain one or more Procedural Timing Control Statements that determine the behavior of a portion of a Verilog HDL design.