The delay through the longest path between a pin-to-register, register-to-register, or register-to-pin path, as reported by the Timing Analyzer.