See Also

Enables the I/O pins in Altera^® devices to feed logic cells with less delay than they would normally have when feeding logic cells in other parts of the device.

Dragging a node from the Floorplan Editor, Node Finder, or other region in the Regions window to a selected Fast Region region allows it to be reassigned anywhere in the selected Fast Region region during the next compilation.