Cuts the register's clear and preset paths during timing analysis. Cutting off these signal paths may help eliminate invalid paths from the timing analysis.
- PLDWorld -
